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I. INTRODUCTION
Aligned arrays of single-wall carbon nanotubes (SWNTs) represent the most promising way to incorporate SWNTs into established, planar semiconductor device technologies. Work toward this goal is motivated by the potential for exploiting the excellent properties of SWNTs (i.e., carrier mobility of $10 4 cm 2 /V-s, 1 transconductance of $6 mS/lm, inferred on a per-tube basis 2 ) as field-effect transistors (array-SWNT FETs) in high performance electronics, either alone or heterogeneously integrated with otherwise conventional silicon or compound semiconductor circuits. Advanced growth strategies, which yield aligned array SWNTs by chemical vapor deposition growth on substrates such as quartz, have enabled devices with operating speeds in the GHz range, 3 and even integrated systems such as radio frequency (RF) electronics, [4] [5] [6] transparent electronics, 7, 8 etc. In spite of these successes, such aligned arrays of SWNTs include a mixture of metallic and semiconducting nanotubes with some variations in diameters [9] [10] [11] and local densities 12 (measured as the number of SWNTs per unit length perpendicular to their alignment direction) that depend in a complex way on the size/composition 13, 14 (yielding diameter variation) and placement 13 (yielding density variation) of the SWNT catalyst, and details of the growth conditions. Such variations lead directly to spatial nonuniformities in the electronic properties of array-SWNT FETs, 12, 15, 16 even when the contribution from metallic nanotubes are eliminated chemically 17 or electrically 18 or with clever circuit designs. 19 Understanding the variability in array-SWNT FETs requires detailed knowledge of the intrinsic sources of this behavior (i.e., variations in diameter and density of SWNTs across the wafer, as opposed to variations that might arise due to nonideal aspects of device processing). One approach is to perform a combined experimental and theoretical study of the consequences of these variability sources on device performance. Such study involves measuring diameter and density variations across the wafer on which FETs are made, establishing insights at the microscopic level (e.g., diameter dependence of SWNTs' electronic properties using FETs with single SWNTs 20 ), and then propagating the effects to macroscale device embodiments (FETs with several SWNTs) following "inferential statistics" 21 -three basic steps that are often neglected in literature. 12, 15, 16 Previous studies conclude that variability in device properties, which arise from diameter variations, are expected to diminish as the number of SWNTs in an individual device increases, due simply to statistical averaging, 9, 12, 16 making SWNT density variation as one of the major contributors to performance variations. 12 Such statistical averaging, however, might not occur in this manner, because density and diameter distributions over entire substrate areas ("population" distributions) are not necessarily the same as those determined in small-scale evaluations ("sample" distributions), a well-known aspect of "inferential statistics." 21 Our previous effort 15 to understand the implications of this system-level variation in diameter and density distributions is applicable only to short-channel FETs, because the analysis ignored diameter dependent conductance in SWNTs, which is important in the operation of long-channel length FETs. 1 In this paper, we perform a comprehensive analysis of performance variation in array-SWNT FETs, consisting of a)
These authors contributed equally. SWNTs grown on stable temperature (ST) cut quartz substrates, by following the three steps mentioned above. The work enables quantitative assessment of contributions from diameter and density variations to the behavior of FETs with single SWNTs and large-scale arrays of them. We first experimentally calibrate a theoretical model for operation of single-SWNT FETs, and then use it to capture the effects of diameter variation on performance parameters such as drain current, transconductance, and threshold voltage. The resulting model allows quantitative propagation of variability in properties of single SWNT FETs to array-SWNT FETs. The results suggest that "population" and "sample" distributions in density and diameter are different, such that variability in performance of array-SWNT FETs decreases more slowly with increasing numbers of incorporated SWNTs than expected based on the effects of statistical averaging alone.
II. PERFORMANCE VARIABILITY IN ARRAY-SWNT FETs
Figure 1(a) shows a schematic illustration of an array-SWNT FET and a scanning electron microscope (SEM) image of an aligned array of SWNTs (fabrication details in Sec. III) that forms the channel of the FET. The drain current (I D,ARRAY ) versus gate voltage (V G ) characteristics (measured using a sweep from þV G to ÀV G ) of three nominally identical (i.e., same physical dimensions, electrodes, and dielectric materials) array-SWNT FETs [ Fig. 1(b) ] illustrate the level of variation in device performance that can be observed. The low ON/OFF ratios are consistent with the presence of metallic SWNTs in the arrays. We define the threshold voltage (V T ) as the value of V G at minimum drain current (I MIN ) and separate the effects related to variations in V T by evaluating distributions of drain current at a fixed value of V G -V T $ À1 V. Figure 1( Fig. 1(a) ]. 42 . If the distribution of diameter and density for each array-SWNT FETs (sample distribution) were same as the substrate-level distribution (population distribution) of these parameters, then the normalized standard deviation would be expected to decrease as 1/HhNi (Supplemental Fig. 2) , 42 by consequence of the central limit theorem. 21 Deviation from this expected behavior suggests significant variations in SWNT density and/or diameter at the device-level across the substrate. Studies involving extensive atomic force microscopy (AFM) at different locations over a macroscopic area of a typical quartz substrate with as-grown arrays of SWNTs reveal spatial variations in density (q) and mean diameter (l d ). These properties, along with the standard deviation of the diameter distribution (r d ), appear in Figs suggest spatial variation in "sample" distributions at the substrate-level. (r ION ) and G M,MAX (r GM ) for different hNi and their comparison to measured quantities. Although the simulation framework for these devices (Fig. 3) neglects contributions from metallic SWNTs, the procedure is suitable for present purposes, i.e., to highlight the importance of system-level variations in diameter and density, thereby explaining the deviation from central limit theorem's expectations for r ION [ Fig. 1(d) ] and r GM .
III. FABRICATION DETAILS
Fabrication of array-SWNT FETs starts with the growth of aligned SWNTs via chemical vapor deposition (CVD) on a ST-cut quartz substrate using procedures described elsewhere. 22 Definition of source and drain electrodes (2 nm Ti/ 60 nm Pd) occurs by electron beam deposition (Temescal FC-1500) onto the substrate in regions defined by photolithography. Etching the SWNTs in regions outside the channel by O 2 plasma (Plasma Therm; 100 mTorr pressure, 20 sccm flow, 100 W RF power) through a photolithographically defined mask isolates the devices. The gate dielectric consists of a film of spin-on-glass (Filmtronics; siloxanes 215 F; 35 nm thick, measured using Gaertner L116 C Ellipsometer) deposited by spin-coating 10:1 solution of isopropyl alcohol and spin-on-glass, then baking it sequentially at 85 C for 1 min, 155 C for 1 min, 255 C for 1 min, 72 C for 30 min to enhance planarization, and finally curing it at 375 C for 1 h. A capping layer of hafnium dioxide (HfO 2 ; 20 nm) formed by atomic layer deposition (Savannah 100, Cambridge Nanto Tech Inc.) at 120 C using H 2 O and Hf(NM 2 ) 4 (99.99þ%, Aldrich) reduces the gate leakage current for the fabricated FETs. Electron beam deposition and photolithography defines the top gate metal (2 nm Ti/60 nm Au). Removal of the HfO 2 and spin-on-glass from regions of the source/drain contact pads defined by photolithography, using concentrated HF completes the process. The equivalent oxide thickness (EOT) 23 of the resultant top-gated FET is $40 nm (calculated by using the dielectric constant of 3.7 2012) for SOG, 24 25 for HfO 2 23 ). The channel length (L) for all devices is $10 lm.
Fabrication of FETs with single SWNTs (Supplemental Fig. 3 ) 42 uses procedures identical to those described above for array-SWNT FETs. An additional step involves removal of SWNTs everywhere except for a narrow strip ($1.5 lm) defined by photolithography in the channel region. SEM imaging allows identification of FETs with single SWNTs. The yield of working FETs containing single SWNTs is $3%.
IV. FETS WITH SINGLE SWNT
A. Measurement Figure 4 (a) shows a SEM image of a FET, taken before deposition of gate dielectric and gate, to illustrate a single SWNT bridging the source and drain. Measurements of drain current versus gate voltage characteristics of 45 such FETs can be sorted according to semiconducting [Supplemental Fig. 4(a) ] 42 or metallic [Supplemental Fig. 4(b) ] 42 behavior, based on their ON/OFF ratios (¼ I MAX /I MIN ; where, I MAX is the drain current at V G ¼ À1.5 V and I MIN is the minimum drain current). SS-SWNT FETs show predominantly p-type behavior, as expected for Pd source/drain contacts. 25 By contrast, SM-SWNT FETs (i.e., FETs with single metallic SWNT) have ambipolar characteristics, perhaps due to the presence of Mott-insulating state 26 and/or strain-induced bandgap. 27 
B. Modeling of SS-SWNT FET
We model the source-to-drain conductance (G DS ) of a SS-SWNT FET as a combination of the conductance of the semiconducting SWNT (G SS ) and the conductance of the SWNT/Pd contact (G C ), i.e. G
C and calculate I D,SS at different V G using -
Since the conduction through SWNT is due to a combined flow of electrons in the conduction band and holes in the valence band, G DS at any gate bias will be -
Calculation of G SS and G C at different V G uses
where E Fi = E i -E F , E i is the intrinsic Fermi level of the semiconducting SWNT or the midgap energy level of graphene, E F is the Fermi energy level of the semiconducting SWNT, 
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Islam et al. J. Appl. Phys. 111, 054511 (2012) is the quantum capacitance, and Q SS is the charge within the semiconducting SWNT that is expressed as 28 -
where q is the electron charge, vðEÞ¼ð4=phv
Þ is the density of states of semiconducting SWNT, h is the Planck's constant, v F is the Fermi velocity, F(E) is the Fermi distribution, sign (E) is the sign of energy level E, and u(E) is the unit step function. Calculated Q SS is later used to compute G SS and G C (Supplemental Sec. S1), 42 then G DS using Eq. (2), and finally I D using Eq. (1). . The observed distribution in V T1 -hV T1 i (where hV T1 i is the average of the distribution) is wider than the corresponding simulation, possibly due to the additional contributions from defects, 34, 35 variations in the work function of the gate, 36, 37 and adventitious doping of source/drain contacts. 38 The distribution in I ON for SS-SWNT FETs [ Fig. 6(b) ] follows log-normal statistics, as does the diameter 6 for effectiveness of this approach), 42 but even in this case the calculated r ION at different hNi (normalized to its value for hNi ¼ 1) still shows significant deviation from 1/HhNi scaling [ Fig. 7(a) ]. Such deviation suggests that SWNT density variation is a minor contributor to performance variation.
Next, we append the diameter variations of Figs Fig. 7 . 42 The distributions of these parameters are mainly related to the metallic SWNT populations. Standard deviations of these distributions reduce with increase in hNi due to statistical averaging. Since practical applications of array-SWNT FETs demand incorporation of only semiconducting SWNTs, we do not pursue a theoretical analysis of V T and I MIN here.)
We finally study the performance variation in smallscale array-SWNT FETs, involving small equivalent oxide thickness (EOT) and short channel length (L ¼ 300 nm), by calibrating the simulation parameters with short-channel SS-SWNT FET measurements of Ref. 40 [Supplemental Figure 8(a) ]. 42 Decreasing the equivalent oxide thickness (EOT) reduces the width of the Schottky barrier of the SWNT/Pd-contacts 39 in these FETs and removes the nonlinear I ON vs d relationship for small diameter semiconducting SWNTs [Supplemental Fig. 8(b) ]. 42 Moreover, I ON vs d for these short-channel SS-SWNT FETs with channel lengths comparable to carrier mean-free paths in SWNT, 1, 40, 41 saturates at larger diameters. As a combined effect of Schottky barrier reduction for small diameter SWNTs and current saturation for large diameter SWNTs, the normalized standard deviation of I ON for SS-SWNT FETs (with hNi ¼ 1) decreases with decreasing EOT [ Fig.  8(a) and Supplemental Fig. 8(c) 42 ]. However, at larger hNi, EOT scaling cannot improve the statistics because the effects of variations in density and diameter become significant [ Fig. 8(b) ]. In this regime of behavior, improved procedures for achieving enhanced uniformity in the arrays of SWNTs appear necessary.
VI. CONCLUSION
We present detailed studies of performance statistics in FETs that contain single and multiple SWNTs in aligned array configurations. Experimental and theoretical understanding of FETs with single SWNT, along with separately measured variations in SWNT density and diameter, provides an ideal platform to examine variability in array-SWNT FETs. Our analysis suggests that although variations decrease with increasing numbers of SWNTs within the FETs, nonuniformities in density and diameter distributions across the substrate lead to deviations from expectation based on the central limit theorem. For the systems examined here, the performance variation is due largely to the distributions in SWNT diameters, thereby identifying this characteristic as an area for improvement that could be addressed with advanced growth and/or purification techniques.
